Files
IC_PRJ/sim/verdiLog/compiler.log

17 lines
372 B
Plaintext
Raw Normal View History

2025-08-06 13:42:13 +08:00
*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
+define+verilog
-f filelist.f
../rtl/sync_fifo_128_to_64.v
../rtl/sync_fifo.v
../rtl/rchannel.v
../tb/tb_rchannel.v
*Error* non-constant instance parameter
"../rtl/sync_fifo_128_to_64.v", 5:
Highest level modules:
tb_rchannel
Total 1 error(s), 0 warning(s)