Files
IC_PRJ/sim/simv.daidir/debug_dump/src_files_verilog

5 lines
162 B
Plaintext
Raw Normal View History

2025-08-06 13:42:13 +08:00
/home/ICer/ic_prjs/mc/rtl/rchannel.v
/home/ICer/ic_prjs/mc/rtl/sync_fifo.v
/home/ICer/ic_prjs/mc/rtl/sync_fifo_128_to_64.v
/home/ICer/ic_prjs/mc/tb/tb_rchannel.v