77 lines
2.0 KiB
Coq
77 lines
2.0 KiB
Coq
|
module sync_fifo #(
|
||
|
|
parameter DATA_WIDTH = 8,
|
||
|
|
parameter FIFO_DEPTH = 16
|
||
|
|
)(
|
||
|
|
input clk,
|
||
|
|
input rst_n,
|
||
|
|
input wr_en,
|
||
|
|
input [DATA_WIDTH-1:0] wr_data,
|
||
|
|
output full,
|
||
|
|
input rd_en,
|
||
|
|
output [DATA_WIDTH-1:0] rd_data,
|
||
|
|
output empty
|
||
|
|
);
|
||
|
|
localparam ADDR_WIDTH = $clog2(FIFO_DEPTH);
|
||
|
|
reg [DATA_WIDTH-1:0] mem [0 : FIFO_DEPTH -1];
|
||
|
|
reg [ADDR_WIDTH : 0] wr_ptr, rd_ptr ,rd_ptrr;
|
||
|
|
wire [ADDR_WIDTH -1:0] wr_addr ,rd_addr;
|
||
|
|
|
||
|
|
assign wr_addr = wr_ptr[ADDR_WIDTH -1:0];
|
||
|
|
assign rd_addr = rd_ptr[ADDR_WIDTH -1:0];
|
||
|
|
|
||
|
|
always@(posedge clk or negedge rst_n) begin
|
||
|
|
if(!rst_n) begin
|
||
|
|
wr_ptr <= 'd0;
|
||
|
|
end else if(wr_en && !full) begin
|
||
|
|
wr_ptr <= wr_ptr + 1'b1;
|
||
|
|
end else begin
|
||
|
|
wr_ptr <= wr_ptr;
|
||
|
|
end
|
||
|
|
end
|
||
|
|
|
||
|
|
always@(posedge clk or negedge rst_n) begin
|
||
|
|
if(!rst_n) begin
|
||
|
|
rd_ptr <= 'd0;
|
||
|
|
rd_ptrr <= 'd0;
|
||
|
|
end else if(rd_en && !empty) begin
|
||
|
|
|
||
|
|
rd_ptr <= rd_ptr + 1'b1;
|
||
|
|
rd_ptrr <= rd_ptr;
|
||
|
|
end else begin
|
||
|
|
rd_ptr <= rd_ptr;
|
||
|
|
rd_ptrr <= rd_ptr;
|
||
|
|
end
|
||
|
|
end
|
||
|
|
|
||
|
|
integer i;
|
||
|
|
always@(posedge clk or negedge rst_n) begin
|
||
|
|
if(!rst_n) begin
|
||
|
|
for(i=0;i<FIFO_DEPTH;i=i+1) begin
|
||
|
|
mem[i] <= 'd0;
|
||
|
|
end
|
||
|
|
end else if(wr_en && !full) begin
|
||
|
|
mem[wr_addr] <= wr_data;
|
||
|
|
end else begin
|
||
|
|
mem[wr_addr] <= mem[wr_addr];
|
||
|
|
end
|
||
|
|
end
|
||
|
|
|
||
|
|
/*always@(posedge clk or negedge rst_n) begin
|
||
|
|
if(!rst_n) begin
|
||
|
|
r_rd_data <= 'd0;
|
||
|
|
end else if(rd_en && !empty) begin
|
||
|
|
r_rd_data <= mem[rd_addr];
|
||
|
|
end else begin
|
||
|
|
r_rd_data <= r_rd_data;
|
||
|
|
end
|
||
|
|
end*/
|
||
|
|
|
||
|
|
assign rd_data = mem[rd_addr];
|
||
|
|
|
||
|
|
|
||
|
|
assign full = ((wr_ptr[ADDR_WIDTH] != rd_ptr[ADDR_WIDTH]) &&
|
||
|
|
(wr_ptr[ADDR_WIDTH -1:0] == rd_ptr[ADDR_WIDTH -1:0])) ? 1:0;
|
||
|
|
assign empty = (wr_ptr == rd_ptr) ? 1:0;
|
||
|
|
|
||
|
|
endmodule
|