2025-08-06 13:42:13 +08:00
|
|
|
Chronologic VCS (TM)
|
2025-08-13 16:39:12 +08:00
|
|
|
Version O-2018.09-1_Full64 -- Wed Aug 13 16:30:57 2025
|
2025-08-06 13:42:13 +08:00
|
|
|
Copyright (c) 1991-2018 by Synopsys Inc.
|
|
|
|
ALL RIGHTS RESERVED
|
|
|
|
|
|
|
|
This program is proprietary and confidential information of Synopsys Inc.
|
|
|
|
and may be used and disclosed only as authorized in a license agreement
|
|
|
|
controlling such use and disclosure.
|
|
|
|
|
2025-08-13 16:39:12 +08:00
|
|
|
Parsing design file '../rtl/async_fifo.v'
|
|
|
|
Parsing design file '../rtl/array_ctrl.v'
|
|
|
|
Parsing design file '../rtl/array_status_ctrl.v'
|
|
|
|
Parsing design file '../rtl/array_wr.v'
|
|
|
|
Parsing design file '../rtl/array_rd.v'
|
|
|
|
Parsing design file '../rtl/array_ref.v'
|
|
|
|
Parsing design file '../rtl/array_mux.v'
|
|
|
|
Parsing design file '../tb/tb_array_ctrl.v'
|
2025-08-06 22:43:11 +08:00
|
|
|
Top Level Modules:
|
2025-08-13 16:39:12 +08:00
|
|
|
tb_array_ctrl
|
2025-08-06 22:43:11 +08:00
|
|
|
TimeScale is 1 ns / 1 ps
|
|
|
|
Starting vcs inline pass...
|
|
|
|
1 module and 0 UDP read.
|
2025-08-13 16:39:12 +08:00
|
|
|
recompiling module tb_array_ctrl
|
2025-08-06 22:43:11 +08:00
|
|
|
make[1]: Entering directory '/home/ICer/ic_prjs/mc/IC_PRJ/sim/csrc'
|
|
|
|
make[1]: Leaving directory '/home/ICer/ic_prjs/mc/IC_PRJ/sim/csrc'
|
|
|
|
make[1]: Entering directory '/home/ICer/ic_prjs/mc/IC_PRJ/sim/csrc'
|
|
|
|
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
|
|
|
|
if [ -x ../simv ]; then chmod -x ../simv; fi
|
2025-08-13 16:39:12 +08:00
|
|
|
g++ -o ../simv -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir -rdynamic -Wl,-rpath=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib -L/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib objs/amcQw_d.o _5573_archive_1.so SIM_l.o rmapats_mop.o rmapats.o rmar.o rmar_nd.o rmar_llvm_0_1.o rmar_llvm_0_0.o -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs -lvcsnew -lsimprofile -luclinative /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive _vcs_pli_stub_.o /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl
|
2025-08-06 22:43:11 +08:00
|
|
|
../simv up to date
|
|
|
|
make[1]: Leaving directory '/home/ICer/ic_prjs/mc/IC_PRJ/sim/csrc'
|
|
|
|
Chronologic VCS simulator copyright 1991-2018
|
|
|
|
Contains Synopsys proprietary information.
|
2025-08-13 16:39:12 +08:00
|
|
|
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64; Aug 13 16:31 2025
|
2025-08-06 22:43:11 +08:00
|
|
|
*Verdi* Loading libsscore_vcs201809.so
|
|
|
|
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
|
|
|
|
(C) 1996 - 2019 by Synopsys, Inc.
|
|
|
|
*Verdi* : Create FSDB file 'tb.fsdb'
|
2025-08-13 16:39:12 +08:00
|
|
|
*Verdi* : Begin traversing the scope (tb_array_ctrl), layer (0).
|
2025-08-06 22:43:11 +08:00
|
|
|
*Verdi* : Enable +all dumping.
|
|
|
|
*Verdi* : End of traversing.
|
2025-08-13 16:39:12 +08:00
|
|
|
VCD+ Writer O-2018.09-1_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
|
|
|
|
Time: 0, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 0000, 列地址(写): 00, 列地址(读): 00
|
|
|
|
Time: 354000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 5678, 列地址(写): 0b, 列地址(读): 00
|
|
|
|
Time: 359000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 5678, 列地址(写): 0b, 列地址(读): 00
|
|
|
|
Time: 376000, 写有效: 0, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 5678, 列地址(写): 0b, 列地址(读): 00
|
|
|
|
Time: 379000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 5678, 列地址(写): 0b, 列地址(读): 00
|
|
|
|
Time: 381000, 写有效: 0, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 5678, 列地址(写): 0c, 列地址(读): 00
|
|
|
|
Time: 384000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 5678, 列地址(写): 0c, 列地址(读): 00
|
|
|
|
Time: 386000, 写有效: 0, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 5678, 列地址(写): 0d, 列地址(读): 00
|
|
|
|
Time: 389000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 5678, 列地址(写): 0d, 列地址(读): 00
|
|
|
|
Time: 404000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 5678, 列地址(写): 0d, 列地址(读): 00
|
|
|
|
Time: 419000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 0000, 列地址(写): 0d, 列地址(读): 00
|
|
|
|
Time: 421000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 5678, 列地址(写): 0d, 列地址(读): 00
|
|
|
|
Time: 721000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 1234, 列地址(写): 0a, 列地址(读): 00
|
|
|
|
Time: 726000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 1234, 列地址(写): 0a, 列地址(读): 00
|
|
|
|
Time: 744000, 写有效: 0, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 1234, 列地址(写): 0a, 列地址(读): 00
|
|
|
|
Time: 746000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 1234, 列地址(写): 0a, 列地址(读): 00
|
|
|
|
Time: 766000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 1234, 列地址(写): 0a, 列地址(读): 00
|
|
|
|
Time: 781000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 0000, 列地址(写): 0a, 列地址(读): 00
|
|
|
|
Time: 1004000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 9abc, 列地址(写): 0a, 列地址(读): 0e
|
|
|
|
Time: 1009000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 9abc, 列地址(写): 0a, 列地址(读): 0e
|
|
|
|
Time: 1026000, 写有效: 1, 读有效: 1, 刷新使能: 0, CSN: 0, 行地址: 9abc, 列地址(写): 0a, 列地址(读): 0e
|
|
|
|
Time: 1029000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 9abc, 列地址(写): 0a, 列地址(读): 0e
|
|
|
|
Time: 1049000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 9abc, 列地址(写): 0a, 列地址(读): 0e
|
|
|
|
Time: 1064000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 0000, 列地址(写): 0a, 列地址(读): 0e
|
|
|
|
Time: 1066000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 1234, 列地址(写): 0a, 列地址(读): 0e
|
|
|
|
Time: 1166000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 9abc, 列地址(写): 0e, 列地址(读): 0e
|
|
|
|
Time: 1169000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 9abc, 列地址(写): 0e, 列地址(读): 0e
|
|
|
|
Time: 1186000, 写有效: 0, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 9abc, 列地址(写): 0e, 列地址(读): 0e
|
|
|
|
Time: 1189000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: 9abc, 列地址(写): 0e, 列地址(读): 0e
|
|
|
|
Time: 1209000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 9abc, 列地址(写): 0e, 列地址(读): 0e
|
|
|
|
Time: 1224000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 0000, 列地址(写): 0e, 列地址(读): 0e
|
|
|
|
Time: 1226000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 9abc, 列地址(写): 0e, 列地址(读): 0e
|
|
|
|
Time: 1446000, 写有效: 1, 读有效: 0, 刷新使能: 1, CSN: 1, 行地址: 9abc, 列地址(写): 0e, 列地址(读): 0e
|
|
|
|
Time: 1696000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 9abc, 列地址(写): 0e, 列地址(读): 0e
|
|
|
|
Time: 1796000, 写有效: 1, 读有效: 0, 刷新使能: 1, CSN: 1, 行地址: 9abc, 列地址(写): 0e, 列地址(读): 0e
|
|
|
|
Time: 1846000, 写有效: 1, 读有效: 0, 刷新使能: 1, CSN: 1, 行地址: def0, 列地址(写): 0e, 列地址(读): 0f
|
|
|
|
Time: 1849000, 写有效: 1, 读有效: 0, 刷新使能: 1, CSN: 0, 行地址: def0, 列地址(写): 0e, 列地址(读): 0f
|
|
|
|
Time: 1866000, 写有效: 1, 读有效: 1, 刷新使能: 1, CSN: 0, 行地址: def0, 列地址(写): 0e, 列地址(读): 0f
|
|
|
|
Time: 1869000, 写有效: 1, 读有效: 0, 刷新使能: 1, CSN: 0, 行地址: def0, 列地址(写): 0e, 列地址(读): 0f
|
|
|
|
Time: 1889000, 写有效: 1, 读有效: 0, 刷新使能: 1, CSN: 1, 行地址: def0, 列地址(写): 0e, 列地址(读): 0f
|
|
|
|
Time: 1904000, 写有效: 1, 读有效: 0, 刷新使能: 1, CSN: 1, 行地址: 0000, 列地址(写): 0e, 列地址(读): 0f
|
|
|
|
Time: 1906000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 9abc, 列地址(写): 0e, 列地址(读): 0f
|
|
|
|
Time: 2106000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: ffff, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
Time: 2111000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: ffff, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
Time: 2129000, 写有效: 0, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: ffff, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
Time: 2131000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: ffff, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
Time: 2151000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: ffff, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
Time: 2166000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 0000, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
Time: 2169000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: ffff, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
Time: 2371000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: ffff, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
Time: 2389000, 写有效: 0, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: ffff, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
Time: 2391000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 0, 行地址: ffff, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
Time: 2411000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: ffff, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
Time: 2426000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: 0000, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
Time: 2429000, 写有效: 1, 读有效: 0, 刷新使能: 0, CSN: 1, 行地址: def0, 列地址(写): 3f, 列地址(读): 0f
|
|
|
|
所有测试场景完成!
|
|
|
|
$finish called from file "../tb/tb_array_ctrl.v", line 207.
|
|
|
|
$finish at simulation time 3648750
|
2025-08-06 22:43:11 +08:00
|
|
|
V C S S i m u l a t i o n R e p o r t
|
2025-08-13 16:39:12 +08:00
|
|
|
Time: 3648750 ps
|
|
|
|
CPU Time: 2.050 seconds; Data structure size: 0.0Mb
|
|
|
|
Wed Aug 13 16:31:01 2025
|
|
|
|
CPU time: 1.470 seconds to compile + 1.041 seconds to elab + .287 seconds to link + 2.081 seconds in simulation
|