Files
IC_PRJ/sim/verdiLog/compiler.log

30 lines
626 B
Plaintext
Raw Normal View History

2025-08-06 13:42:13 +08:00
*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
+define+verilog
-f filelist.f
../rtl/async_fifo.v
../rtl/array_ctrl.v
../rtl/array_status_ctrl.v
../rtl/array_wr.v
../rtl/array_rd.v
../rtl/array_ref.v
../rtl/array_mux.v
../tb/tb_array_ctrl.v
2025-08-06 13:42:13 +08:00
*Error* nonconstant index
"../rtl/async_fifo.v", 79:
*Error* nonconstant index
"../rtl/async_fifo.v", 80:
*Error* nonconstant index
"../rtl/async_fifo.v", 82:
*Error* nonconstant index
"../rtl/async_fifo.v", 83:
2025-08-06 13:42:13 +08:00
Highest level modules:
tb_array_ctrl
2025-08-06 13:42:13 +08:00
Total 4 error(s), 0 warning(s)