Files
IPA/sim/simv.daidir/debug_dump/src_files_verilog

9 lines
418 B
Plaintext
Raw Normal View History

2025-08-26 16:53:22 +08:00
/home/ICer/ic_prjs/IPA/rtl/data_cache/async_fifo.v
/home/ICer/ic_prjs/IPA/rtl/data_cache/axi_write_ctrl.v
/home/ICer/ic_prjs/IPA/rtl/data_cache/data_assemble.v
/home/ICer/ic_prjs/IPA/rtl/data_cache/data_cache.v
/home/ICer/ic_prjs/IPA/rtl/data_cache/histogram_ctrl.v
/home/ICer/ic_prjs/IPA/rtl/data_cache/rst_sync.v
/home/ICer/ic_prjs/IPA/rtl/data_cache/sync_fifo.v
/home/ICer/ic_prjs/IPA/tb/data_cache/tb_data_cache.v